

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	, i	IRST NAMED	NVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/634,736	08/05/2003		Tsuyoshi Yo	neyama		9319S-000524	6637
	7590 06/03/2004	DI O				EXAMINER	
P.O. BOX 828	-	P.L.C.				MAI, L	AM T
BLOOMFIEL	D HILLS, MI 48303				* **	ART UNIT	PAPER NUMBER
· .	*	8			*	2819 DATE MAILED: 06/03/2004	)) 

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	YONEYAMA, TSUYOSHI	
Office Author O	10/634,736	YONEYAMA, TSUYOS		
Office Action Summary	Examin r	Art Unit	\$ ac	
	LAM T MAI	2819		
The MAILING DATE of this c mmunicati n app Period for Reply	ears n the cover sheet with th	e correspondenc address	S	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply of NO period for reply is specified above, the maximum statutory period we failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a reply be within the statutory minimum of thirty (30) ill apply and will expire SIX (6) MONTHS from the application to become ABANDO	e timely filed  days will be considered timely. om the mailing date of this commun	lication.	
Status		, Q.		
1) Responsive to communication(s) filed on 05 Au	aust 2003.	* * *		
	action is non-final.			
3) Since this application is in condition for allowan	,	prosecution as to the mer	ite ie	
closed in accordance with the practice under E			แจ เจ	
	, parts dadylo, 1000 O.B. 11,	400 0.0. 210.		
Disposition of Claims	· ·		•	
4)⊠ Claim(s) <u>1-4</u> is/are pending in the application.	•	*		
4a) Of the above claim(s) is/are withdraw	n from consideration.			
5) Claim(s) is/are allowed.		0)0		
6)⊠ Claim(s) <u>1-3</u> is/are rejected.				
7) Claim(s) 4 is/are objected to.				
8) Claim(s) are subject to restriction and/or	election requirement.	*		
Application Papers				
			÷ . v	
9) The specification is objected to by the Examiner	• •			
10) ☐ The drawing(s) filed on <u>05 August 2003</u> is/are: a	a)∐ accepted or b)⊠ objecte	d to by the Examiner.		
Applicant may not request that any objection to the d	rawing(s) be held in abeyance. S	ee 37 CFR 1.85(a).	· .	
Replacement drawing sheet(s) including the correction	on is required if the drawing(s) is o	objected to. See 37 CFR 1.1	21(d).	
11) The oath or declaration is objected to by the Exa	miner. Note the attached Office	e Action or form PTO-15	2.	
Priority under 35 U.S.C. § 119				
12)⊠ Acknowledgment is made of a claim for foreign p	riority under 25 H.C.C. \$ 440/	(=\ \ \ \ \ \ = = \ \ (1)		
a)⊠ All b)□ Some * c)□ None of:	71011ty under 35 0.5.C. 9 119(	a)-(d) or (f).		
1. ☑ Certified copies of the priority documents	have been received	*		
2. Certified copies of the priority documents		Man Na		
3. Copies of the certified copies of the priorit			N	
application from the International Bureau		ved in this National Stage	,	
* See the attached detailed Office action for a list of		rod		
and an arranged detailed white design for a list of	ruic cermied cobies not lecen	/eu.		
	•			
Attachment(s)		.*		
) Notice of References Cited (PTO-892)	. □		. •	
Notice of Preferences Cited (PTO-892)  Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summar Paper No(s)/Mail I	y (PTO-413) Date.		
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)		Patent Application (PTO-152)		
Paper No(s)/Mail Date	6) Other:			

Art Unit: 2819

#### **DETAILED ACTION**

#### Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

### **Drawings**

2. Figures 4 and 5 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA (applicant admitted prior art) and further in view of Raatz et al. (USP 5,546,355).
- 5. Regarding claim 1, AAPA discloses in figure # 4 an integrated circuit that teaches: A serial/parallel conversion circuit (elem. 109) for receiving serial data (DATA) and a clock (CLK) signals, and outputting parallel data; and a memory (elem. 111) for storing the parallel data. AAPA fails to teach a write pulse circuit for

Application/Control Number: 10/634,736

Art Unit: 2819

producing/generating a write pulse setting a time for writing data into memory by counting clock signals.

While, Raatz discloses a write pulse generation circuit for using in an integrated circuit memory to allow the integrated circuit memory to operate with clock signals having relatively short duty cycles (please see col. 2, lines 11-14). Raatz also teaches that at high clock frequencies or very short duty cycles, there may not be enough time to successfully write data to a memory cell (please see col. 1, lines 46-49). Therefore, Raatz's write pulse generation circuit is provided to improve this problem.

The applicant describes in specification (page 4, paragraphs 0010 and 0011 and 0012) an identical problem (as taught by Raatz), and an improvement that is integrated a write pulse generation circuit into a convention circuit to improve integrated circuit operation when the cycle of the data writing is shortened.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to employed a write pulse generator circuit taught by Raatz et al. into integrated circuit discloses by AAPA for purpose of improving semiconductor integrated circuit stabilized operation when the cycle of the data writing/reading is shortened.

- Regarding claim 2, AAPA teaches further in figure # 4, a latch circuit (elem. 110) for latching the parallel data output from the serial/parallel conversion circuit and supplying the data to the memory (elem. 111).
- 7. Regarding claim 3, AAPA also teaches in figure \$ 4, wherein the serial/parallel conversion circuit (elem. 109) includes a shift register.

Art Unit: 2819

## Allowable Subject Matter

8. Claim 4 is objected to as being dependent upon a rejected base claim, but it would be considered for allowance if it is rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior art fails to teach or suggest the write pulse generator circuit that includes following limitations:

a first coincidence detecting circuit detecting coincidence between a count value of the counter and a first predetermined value;

a second coincidence detecting circuit detecting coincidence between the count value of the counter and a second predetermined value; and

a sequence circuit producing the write pulse by setting an output level to a first level during a period starting from detection of the coincidence by the first coincidence detecting circuit to detection of the coincidence by the second coincidence detecting circuit and by setting the output level to a second level during a period starting from detection of the coincidence by the second coincidence detecting circuit to detection of the coincidence by the first coincidence detecting circuit.

## **Cited References**

8. The prior art made of record and not replied upon is considered pertinent to application's disclosures. The cited references relate write pulse generation circuit applying in integrated circuits and memory circuits.

Art Unit: 2819

#### Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LAM T MAI whose telephone number is (571)272-1807. The examiner can normally be reached on 6:00 am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike Tokar can be reached on (571) 272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lam T. Mai

Art Unit 2819